Hard Processor System implementation with custom interconnect in an Intel® FPGA SoCs
Hard Processor System implementation with custom interconnect in an Intel® FPGA SoCs
This video shows how to extend the HPS (Hard Processor System) with custom interconnect to be implemented in the SoC. It demonstrates how the Qsys system integration tool within the Quartus II software is used without Qsys interconnect.
