Verilog HDL: Single-Port RAM

This example describes a 64-bit x 8-bit single-port RAM design with common read and write addresses in Verilog HDL. Synthesis tools are able to detect single-port RAM designs in the HDL code and automatically infer either the altsyncram or the altdpram megafunctions, depending on the architecture of the target device.

Single port ram vlog

Figure 1. Single-port RAM top-level diagram.

Download the files used in this example: