Design Gateway Co., Ltd. specializes in developing Intellectual Property (IP) Cores and Solutions designed to simplify complex protocol processing without CPU intervention. With over 37 years of experience in FPGA design, we create hardware solutions optimized for high performance, simple usage, and minimal resource consumption. We offer Data Center and Edge Computing solutions including Data Storage (NVMe/SATA), Networking (TOE/UDP/EMAC), Security (tCAM/AES/TLS), and super low latency solutions for various market segments such as Aerospace, Medical, Industrial & Equipment, Finance and Telecommunication applications targeting FPGA platforms.
オファリング
提供内容
SDLink は、マイクロ SD カードにデータを保存する高速 FPGA コンフィグレーション・モジュールです。マイクロ SD をスワッピングすることで、FPGA コンフィグレーション・データを適切に更新します。SDLink には FPGA コンフィグレーション・データ向けに容量が無制限の 16GBytes SDHC の microSD カードが付属しています。従来の構成の ROM と比較すると、コスト・パフォーマンスは、最大 1/1000 です。従来のオンボード・フラッシュメモリーは、42MB のコンフィグレーション・データをプログラミングするのに数分かかります。SDLink では、たったの 3 秒です。さらに、SDLink はプログラミング・ケーブルを必要としないため、フィールドのロジックを更新することが容易です。プロトタイプの生産において、SDLinkは、短時間でさまざまなパターンの回路データをテストするのに非常に役立ちます。そして、大量生産の際には、標準的な構成の ROM に変更することが可能です。SDLink は、コンフィグレーション後に microSD を削除することができます。その後、microSD カードを再び挿入する際、SDLink は、すぐに高速コンフィグレーションを開始します。システムのシャットダウンをせずに回路データを更新するのに役立ちます。Design Gateway は、SDLink ユーザーに無料でのスケマティック・チェックを提供しています。スケマティックのコンフィグレーション部分を送信するだけで、サーキットの設計を確認できます。
提供内容
IP Lock は、非常に信頼性の高い AES 暗号化テクノロジーを使用した FPGA ロジック・セキュリティー・システムです。FPGA の IP プロパティーは、FPGA に IP ロックを組込み、暗号化コントローラー・チップに接続するだけで、不正なコピーから保護されています。
提供内容
25GbE TCP Offloading Engine(TOE25G-IP) IPcore is the epochal solution implemented without CPU. Usually TCP processing is complicated and needs an expensive high-end CPU. Because TOE10G-IPcore automatically takes over all functions of TCP/IP protocol which needs high-speed operation by hardware logic only. This IP product includes reference design for Intel® FPGA. It helps you to reduce development time. DesignGateway provide demo file for Intel® FPGA boards. You can evaluate TOE25G-IPcore on real board before purchasing.
提供内容
NVMe-IP Gen5 is a high-performance NVMe host controller IP designed for use with FPGAs. It provides direct access to the latest NVMe Gen5 SSD storage technology without the need for an external CPU or memory. It is a solution for ultra-high-speed data storage, with speeds of up to 16Gbytes/sec line rate per SSD, making it ideal for transferring massive files, delivering high-quality content, and recording high bandwidth and throughput data rates.
提供内容
NVMeTCP10G IP is the standalone host side NVMe Over Fabric (NVMe/TCP) controller with no CPU and external memory required. Enabling very high-performance remote access to NVMe-oF Storage Server by simple user logic. Greatly reduce design complexity and development time. Allowing your FPGA Card/Board to get access to the existing NVMe-oF storage infrastructure remotely and directly over FPGA’s network interface with maximum possible performance. This IP core license includes the reference design for Intel® FPGA boards. It helps you to reduce development time and cost.
提供内容
NVMeSW IP Core integrated with Avalon-ST PCIe Hard IP from Intel (PCIe hard IP) is ideal to access NVMe SSD without CPU and external memory such as DDR. NVMeSW IP can access more than one SSD through PCIe switch, as shown in Figure 1. By designing Arbiter including the FIFO for bufferring the data, multiple user logics can be accessed the different NVMe SSDs through one set of NVMeSW IP, PCIe hard IP and PCIe switch. As a result, each SSD can store the different data stream from the different data source at very high performance. For more specific applications, we also provides alternative IP as follows.
提供内容
tCAM-IP is a high performance, extremely low latency and highly configurable ternary content-addressable memory IP. tCAM-IP can make deterministic search at 400MSPS continuously speed with constant latency at 7 clock cycles. It can achieve matching/filtering performance at 400,000,000 packets per second over 40G/100G Ethernet. It is ideal for variant applications such as network packet filtering/forwarding, intelligent switch/router, deep packet inspection and network security application. We can provide tCAM-IP custom reference design together with TOE-IP, UDP-IP, EMAC-IP based on customer requirements.
提供内容
SHA-256 IP is an optimized and efficient implementation of a secure hash algorithm SHA-256 specified in FIPS 180-4 standard. SHA256-IP can process 512-bit data blocks in just 65 clock cycles. Delivering 7.875Mbps throughput per 1MHz clock such as 2.362 Gbps throughput @ 300MHz. SHA-256 is one of the most secure and practically unbreakable hashing functions which is most popular to use in various applications such as secure password hashing, digital signature, SSL/TLS certificate and Bitcoin cryptocurrency. Together with Design Gateway's data storage and networking IP, SHA256-IP enables more opportunity for inventing the secure, efficient and high performance applications.
提供内容
AES256 IP is 1st member of Advanced Encryption Standard (FIPS-197) IP Series, designed to support ECB mode for both encryption and decryption. AES256-IP computes 128-bit data blocks within constant 15 clock cycles. Delivering 8.53Mbps throughput per 1MHz such as 3.41 Gbps @400MHz.
提供内容
AES-256SS IP specializes in ultra-high throughput and ultra-low latency. IP computes 128-bit data blocks in every 1 clock cycle. Delivering 128Mbps throughput per 1MHz such as 51.2 Gbps @ 400MHz.
提供内容
AES-128 IP is 1st member of Advanced Encryption Standard (FIPS-197) IP Series, designed to support ECB mode for both encryption and decryption. AES128-IP computes 128-bit data blocks within constant 11 clock cycles. Delivering 11.6Mbps throughput per 1MHz such as 4.65 Gbps @400MHz.
提供内容
exFAT-IP for NVMe is integrated with Design Gateway's NVMe IP and low layer hardware for PCIe interface. The IP core is an ideal to access NVMe device as exFAT file system with ultra speed performance, similar to raw data access. This solution fits the application which needs to record data to NVMe device by FPGA. The data file is read by other hosts such as PC based on file system format.
提供内容
SATA Host IP Core operating with DG SATA-IP and SATA PHY is ideal for the storage system which does not have internal CPU to control SATA Device access. It is recommended to use in very high-speed data recording system, and RAID controller.
提供内容
USB3.0 (Host) IP Core is ideal for use in a USB3.0 supported device system which require high bandwidth up to 5.0Gbps. This IP Core will process almost all USB3.0 protocols by hardware. It achieves processing by low-end CPU. This IPcore provide link layer, protocol layer. Physical layer interfaces to PHY chip by TI. DesignGateway provide 1-hour limited sof file for Intel® FPGA development kits. You can evaluate the performance before purchasing the IP core. More information from here http://www.dgway.com/USB3-IP_A_E.html
提供内容
NVMe IP core is standalone NVMe Host Controller with built-in optimized PCIe Bridge and Internal Memory Buffer, designed to handle NVMe Protocol without CPU/OS and External DDR memory. It’s recommended for the application which requires high performance, high storage capacity, very compact system size and easily to support multiple NVMe SSDs.
提供内容
40GbE TCP Off-loading Engine(TOE40G-IP) IP core is the epochal solution implemented without CPU. Generally, TCP processing is so complicated that expensive high-end CPU is required. TOE40G-IP built by pure hardwired logic can take place of such extra CPU for TCP protocol management. This IP product includes reference design for Intel® FPGA. It helps you to reduce development time. Design Gateway provide demo file for Intel® FPGA boards. You can evaluate TOE40G-IP core on real board before purchasing.
提供内容
TCP Offloading Engine(TOE1G) IP core is the epochal solution implemented without CPU. Usually TCP processing is complicated and needs an expensive high-end CPU. Because TOE1G IP core automatically takes over all functions of TCP/IP protocol which needs high-speed operation by hardware logic only. This IP product includes reference design for Intel® FPGA. It helps you to reduce development time. DesignGateway provide demo file for Intel® FPGA Development Kits for evaluation. You can evaluate TOE1G IP core on real board before purchasing.
提供内容
NVMeTCP25G IP is the standalone host side NVMe Over Fabric (NVMe/TCP) controller with no CPU and external memory required. Enabling very high-performance remote access to NVMe-oF Storage Server by simple user logic. Greatly reduce design complexity and development time. Allowing your FPGA Card/Board to get access to the existing NVMe-oF storage infrastructure remotely and directly over FPGA’s network interface with maximum possible performance. This IP core license includes the reference design for Intel® FPGA boards. It helps you to reduce development time and cost.
提供内容
10GbE TCP Offloading Engine(TOE10G-IP) IP core is the epochal solution implemented without CPU. Usually TCP processing is complicated and needs an expensive high-end CPU. Because TOE10G-IP core automatically takes over all functions of TCP/IP protocol which needs high-speed operation by hardware logic only. This IP product includes reference design for Intel® FPGA. It helps you to reduce development time. DesignGateway provide demo file for Intel® FPGA boards. You can evaluate TOE10G-IP core on real board before purchasing.
提供内容
Random Access & Multi User NVMe IP (rmNVMe-IP) is very high performance NVMe host controller which is highly optimized for high-IOPS random access applications. rmNVMe-IP supports multiple user interfaces, each user can simultaneously read/write to a single NVMe SSD at the same time. This IP is designed for the application that requires very random access performance such as real-time sensors data fusion and processing, OS file systems offloading and NVMe SSD tester. By pure hardware logic implementation, rmNVMe-IP is best in class in energy efficient, high performance and low FPGA resource usages for next generation applications.
提供内容
DG 10GbE MAC core implements the MAC layer for TOE/UDP10G-IP core. It is fully compatible with Intel® MAC core. It achieves super low latency and high-speed networking system.
提供内容
SATA AHCI IP core operating with SATA IP Core is suitable for the system which has the processor running on OS and needs to have SATA device to be the system storage. By using AHCI driver to access AHCI IP, the system can access SATA device with full features and high speed performance. ARM on Cyclone® V, Arria® V. Arria® 10 SoC platform can be used to be the processor for AHCI IP, so the IP can be applied for embedded storage system, RAID application, high-speed and large capacity data acquisition systems.
提供内容
NVMe-IP 評価向け M.2-FMC アダプター・ボード。2 つの NVMe SSD を接続可能。インテル® FPGA Development Kits の NVMe 2ch RAID0 システムに適しています。
提供内容
The FMC SATA RAID board [AB09-FMCRAID] is compliant with FMC standard and provides 10 SATA channels at maximum by high speed serial interface in HPC (High Pin Count)-FMC so that user can build SATA RAID prototype system. This board supports Intel® FPGA Development Kits and suitable with RAID system development with SATA-IP core provided by Design Gateway.
提供内容
AES256-GCM-10G25G IP core implement the advanced encryption standard (AES) with 256-bit key in Galois/Counter Mode (GCM) which is widely used for authenticated encryption with associated data (AEAD) application. This IP core can achieve high throughput 30.72 Gbps @240MHz, suitable to work together with our TOE10G IP or TOE25G IP core for high performance and secure communication applications.
提供内容
AES256-XTS IP Core (AES256XTS IP) implement the advanced encryption standard (AES) with XEX tweakable block cipher with ciphertext stealing (XTS) which is widely used in protecting the confidentiality of data on storage devices.
提供内容
AES256-GCM-100G IP core implement the advanced encryption standard (AES) with 256-bit key in Galois/Counter Mode (GCM) which is widely used for authenticated encryption with associated data (AEAD) application. This IP core can achieve high throughput 112.64 Gbps @220MHz, suitable to work together with our TOE100G IP core for high performance and secure communication applications.
提供内容
AES256-XTS-STG IP implement the advanced encryption standard (AES) with XEX (XOR Encrypt XOR) tweakable block cipher which operates sequences of complete blocks and is widely used in protecting the confidentiality of data on various storage devices with interfaces such as NVMe and SATA.
提供内容
AES256-XTS-STG-2X IP implement the advanced encryption standard (AES) with XEX (XOR Encrypt XOR) tweakable block cipher which operates sequences of complete blocks and is suitable for protecting the confidentiality of data on NVMe Gen4 storage devices.
提供内容
AES256-XTS-STG-4X IP implement the advanced encryption standard (AES) with XEX (XOR Encrypt XOR) tweakable block cipher which operates sequences of complete blocks and is suitable for protecting the confidentiality of data on NVMe Gen5 storage devices.
提供内容
TLS1.3 IP (Transport Layer Security IP) is the CPU-less & High-performance TLS v1.3 protocol engine for FPGA Acceleration with no CPU and external memory required. Providing maximum Gigabit Ethernet throughput for highly secure data transmission over 1G/10G/25G/100G network. Protect your valuable data from potential security breaches by using TLS secure transmission now! Especially, in Industrial IoT & Automation, Aerospace & Defense Applications.The TLS 1.3 IP core demo can successfully demonstrate very high throughput HTTPS upload and download with standard web server by pure hardware logic on FPGA.
提供内容
UDP10G IP core is the epochal solution implemented without CPU. This IP core is suitable for network application. This IP product includes reference design for Intel® FPGA. It helps you to reduce development time. DesignGateway provide demo file for Intel® FPGA boards. You can evaluate UDP10G-IP core on real board before purchasing.
提供内容
PCIe Gen5 SSD support, M.2-PCIe adapter board for NVMe-IP evaluation . Able to connect 4 NVMe SSDs.
提供内容
100GbE TCP Off-loading Engine(TOE100G-IP) IP core is the epochal solution implemented without CPU. Generally, TCP processing is so complicated that expensive high-end CPU is required. TOE100G-IP built by pure hardwired logic can take place of such extra CPU for TCP protocol management. This IP product includes reference design for Intel® FPGA. It helps you to reduce development time. Design Gateway provide demo file for Intel® FPGA boards. You can evaluate TOE100G-IP core on real board before purchasing.